On line self recovery of embedded multi-processor SOC on FPGA using dynamic partial reconfiguration
نویسندگان
چکیده
An error-recovery method for embedded multi-processor systems on SRAM-based FPGAs is proposed. This method is effective against soft-errors in the configuration memory, such as the errors caused by hIgh energy radiation also known as Single Event Upsets. The error-recovery algorithm performs on-line test of the ~PGA configuration memory and recovers errors using dynamic partial reconfiguration. Processor cores perform a dIstributed recovery procedure. If a failure occurs in the processor currently runOing the recovery algOrithm, another processor core takes the role and performs reconfiguration. Presented case study demonstrates the advantage of the proposed approach.
منابع مشابه
On Embedded Processor Reconfiguration of Logic Bist for Fpga Cores in Socs
Due to the limited access to the individual embedded cores in System-on-Chips (SoCs), testing is more time consuming and costly than testing standalone Field Programmable Gate Arrays (FPGAs). However, the ability for an embedded processor core to reconfigure FPGA cores in SoC applications opens new opportunities for Built-In Self-Test (BIST) of the FPGA cores themselves. This paper discusses a ...
متن کاملFPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کاملEmbedded Processor Based Built-In Self-Test and Diagnosis of Logic and Memory Resources in FPGAs
We present an embedded processor based approach for Built-In Self-Test (BIST) and diagnosis of programmable logic and memory resources in Field Programmable Gate Arrays (FPGAs). The resources under test include the programmable logic blocks (PLBs), large random access memories (RAMs), and digital signal processors (DSPs) in all of their modes of operation. The approach is applicable to any FPGA...
متن کاملDynamic Partial Self-Reconfiguration on Spartan-III FPGAs via a Parallel Configuration Access Port (PCAP)
This paper presents an alternative approach for dynamic partial self-reconfiguration that enables a Field Programmable Gate Array (FPGA) to reconfigure itself dynamically and partially through a parallel configuration access port (PCAP) under the control of the stand alone PCAP core within the FPGA instead of using an embedded processor. The reconfiguration process is accomplished without an in...
متن کاملOn-Chip BIST-Based Diagnosis of Embedded Programmable Logic Cores in System-on-Chip Devices
On-chip Built-In Self-Test (BIST) based diagnosis of the embedded Field Programmable Gate Array (FPGA) core in a generic System-on-Chip (SoC) is presented. In this approach, the embedded processor core in the SoC is used for reconfiguration of the FPGA core for BIST, initiating the BIST sequence, retrieving the BIST results, and for performing diagnosis of faulty programmable logic blocks, memo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- ITC
دوره 41 شماره
صفحات -
تاریخ انتشار 2012